ultraembedded/
Basic USB-CDC device core (Verilog)
Verilog LGPL-2.1 licence 21 forks Created Jul 2019 View on GitHub
- Stars
- 95
- 1% of ultraembedded's stars
- Rank
- #504,457
- of 847,550 repos, top 60%
Among 847,550 repos
63–100 stars: 216,346 repos, including core_usb_cdc
top 50%top 10%top 1%top 0.1% 
Stars along the bottom, and repos in each band on a log scale
Quick stats
- Next rank
- +1 star to reach #500,363
- Next milestone
- +24 stars to reach the top 50%
- Yearly average
- 13 stars a year since Jul 2019