ultraembedded/
A DDR3 memory controller in Verilog for various FPGAs
Verilog 110 forks Created Jul 2020 View on GitHub
- Stars
- 649
- 8% of ultraembedded's stars
- Rank
- #98,943
- of 847,188 repos, top 12%
Among 847,188 repos
630–1k stars: 35,533 repos, including core_ddr3_controller
top 50%top 10%top 1%top 0.1% 
Stars along the bottom, and repos in each band on a log scale
Quick stats
- Next rank
- +1 star to reach #98,806
- Next milestone
- +120 stars to reach the top 10%
- Popular
- One of 488,466 repos with 100+ stars
- Yearly average
- 103 stars a year since Jul 2020