ultraembedded/
Basic Peripheral SoC (SPI, GPIO, Timer, UART)
Verilog GPL-2.0 licence 12 forks Created Aug 2019 View on GitHub
- Stars
- 72
- 1% of ultraembedded's stars
- Rank
- #626,824
- of 847,120 repos, top 74%
Among 847,120 repos
63–100 stars: 216,353 repos, including core_soc
top 50%top 10%top 1%top 0.1% 
Stars along the bottom, and repos in each band on a log scale
Quick stats
- Next rank
- +1 star to reach #620,081
- Next milestone
- +6 stars to reach the top 70%
- Yearly average
- 10 stars a year since Aug 2019