ultraembedded/
UART -> AXI Bridge
Verilog LGPL-2.1 licence 26 forks Created Aug 2019 View on GitHub
- Stars
- 78
- 1% of ultraembedded's stars
- Rank
- #591,741
- of 851,984 repos, top 70%
Among 851,984 repos
63–100 stars: 217,634 repos, including core_dbg_bridge
top 50%top 10%top 1%top 0.1% 
Stars along the bottom, and repos in each band on a log scale
Quick stats
- Next rank
- +1 star to reach #585,976
- Next milestone
- +16 stars to reach the top 60%
- Yearly average
- 11 stars a year since Aug 2019