chipsalliance/
Test suite designed to check compliance with the SystemVerilog standard.
by CHIPS Alliance SystemVerilog ISC licence 108 forks Created Aug 2019 View on GitHub
- Stars
- 406
- 2% of chipsalliance's stars
- Rank
- #151,329
- of 852,204 repos, top 18%
Among 852,204 repos
400–630 stars: 51,566 repos, including sv-tests
top 50%top 10%top 1%top 0.1% 
Stars along the bottom, and repos in each band on a log scale
Quick stats
- Next rank
- +1 star to reach #151,031
- Next milestone
- +361 stars to reach the top 10%
- Popular
- One of 490,852 repos with 100+ stars
- Yearly average
- 56 stars a year since Aug 2019