chipsalliance/
HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.
by CHIPS Alliance SystemVerilog Apache-2.0 licence 67 forks Created Jan 2024 View on GitHub
- Stars
- 56
- <1% of chipsalliance's stars
- Rank
- #767,299
- of 851,984 repos, top 91%
Among 851,984 repos
40–63 stars: 143,702 repos, including caliptra-ss
top 50%top 10%top 1%top 0.1% 
Stars along the bottom, and repos in each band on a log scale
Quick stats
- Next rank
- +1 star to reach #756,630
- Next milestone
- +1 star to reach the top 90%
- Yearly average
- 20 stars a year since Jan 2024