chipsalliance/
Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format...
by CHIPS Alliance C++ Apache-2.0 licence 48 forks Created Dec 2019 View on GitHub
- Stars
- 270
- 1% of chipsalliance's stars
- Rank
- #215,902
- of 852,272 repos, top 26%
- In C++
- #11,490
- of 45,404 repos, top 26%
Among 852,272 repos
250–400 stars: 77,419 repos, including UHDM
top 50%top 10%top 1%top 0.1% 
Stars along the bottom, and repos in each band on a log scale
Quick stats
- Next rank
- +1 star to reach #215,215
- Next milestone
- +85 stars to reach the top 20%
- Popular
- One of 490,881 repos with 100+ stars
- Yearly average
- 39 stars a year since Dec 2019