chipsalliance/
SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
by CHIPS Alliance C++ Apache-2.0 licence 90 forks Created Oct 2019 View on GitHub
- Stars
- 480
- 2% of chipsalliance's stars
- Rank
- #130,342
- of 848,034 repos, top 16%
- In C++
- #6,912
- of 45,238 repos, top 16%
Among 848,034 repos
400–630 stars: 51,430 repos, including Surelog
top 50%top 10%top 1%top 0.1% 
Stars along the bottom, and repos in each band on a log scale
Quick stats
- Next rank
- +1 star to reach #130,133
- Next milestone
- +290 stars to reach the top 10%
- Popular
- One of 489,337 repos with 100+ stars
- Yearly average
- 68 stars a year since Oct 2019