alexforencich/
Verilog Content Addressable Memory Module
by Alex Forencich Verilog MIT licence 50 forks Created Nov 2015 View on GitHub
- Stars
- 118
- 1% of alexforencich's stars
- Rank
- #426,733
- of 851,984 repos, top 51%
Among 851,984 repos
100–160 stars: 155,457 repos, including verilog-cam
top 50%top 10%top 1%top 0.1% 
Stars along the bottom, and repos in each band on a log scale
Quick stats
- Next rank
- +1 star to reach #423,893
- Next milestone
- +1 star to reach the top 50%
- Popular
- One of 490,652 repos with 100+ stars
- Yearly average
- 11 stars a year since Nov 2015