alexforencich/
Verilog AXI components for FPGA implementation
by Alex Forencich Verilog MIT licence 546 forks Created Jul 2018 View on GitHub
- Stars
- 2,175
- 20% of alexforencich's stars
- Rank
- #31,335
- of 851,984 repos, top 4%
Among 851,984 repos
1.6k–2.5k stars: 15,657 repos, including verilog-axi
top 50%top 10%top 1%top 0.1% 
Stars along the bottom, and repos in each band on a log scale
Quick stats
- Next rank
- +1 star to reach #31,324
- Next milestone
- +5,045 stars to reach the top 1%
- Popular
- One of 66,569 repos with 1k+ stars
- Yearly average
- 262 stars a year since Jul 2018