alexforencich/
Verilog Ethernet components for FPGA implementation
by Alex Forencich Verilog MIT licence 865 forks Created Nov 2014 View on GitHub
- Stars
- 3,152
- 28% of alexforencich's stars
- Rank
- #21,407
- of 851,984 repos, top 3%
Among 851,984 repos
2.5k–4k stars: 10,616 repos, including verilog-ethernet
top 50%top 10%top 1%top 0.1% 
Stars along the bottom, and repos in each band on a log scale
Quick stats
- Next rank
- +1 star to reach #21,404
- Next milestone
- +4,068 stars to reach the top 1%
- Popular
- One of 66,569 repos with 1k+ stars
- Yearly average
- 263 stars a year since Nov 2014