WangXuan95/
An FPGA-based MII to RMII & SMII converter to connect 100M ethernet PHY chip such as LAN8720 or KSZ8041TLI-S. 基于FPGA的MII转RMII和MII转SMII，用来连接LAN8720、KSZ8041TLI-S等百兆以太网PHY芯片。
by Dr.W.X Verilog GPL-3.0 licence 25 forks Created Jan 2021 View on GitHub
- Stars
- 106
- 1% of WangXuan95's stars
- Rank
- #464,448
- of 852,045 repos, top 55%
Among 852,045 repos
100–160 stars: 155,515 repos, including FPGA-RMII-SMII
top 50%top 10%top 1%top 0.1% 
Stars along the bottom, and repos in each band on a log scale
Quick stats
- Next rank
- +1 star to reach #461,150
- Next milestone
- +13 stars to reach the top 50%
- Popular
- One of 490,720 repos with 100+ stars
- Yearly average
- 18 stars a year since Jan 2021