WangXuan95/
An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。
by Dr.W.X Verilog GPL-3.0 licence 42 forks Created Jan 2021 View on GitHub
- Stars
- 224
- 3% of WangXuan95's stars
- Rank
- #252,345
- of 851,984 repos, top 30%
Among 851,984 repos
160–250 stars: 104,059 repos, including FPGA-DDR-SDRAM
top 50%top 10%top 1%top 0.1% 
Stars along the bottom, and repos in each band on a log scale
Quick stats
- Next rank
- +1 star to reach #251,436
- Next milestone
- +132 stars to reach the top 20%
- Popular
- One of 490,650 repos with 100+ stars
- Yearly average
- 39 stars a year since Jan 2021