zachjs/
SystemVerilog to Verilog conversion
by Zachary Snow Haskell BSD-3-Clause licence 67 forks Created Feb 2019 View on GitHub
- Stars
- 762
- 99% of zachjs's stars
- Rank
- #85,720
- of 851,984 repos, top 11%
- In Haskell
- #152
- of 2,043 repos, top 8%
Among 851,984 repos
630–1k stars: 35,599 repos, including sv2v
top 50%top 10%top 1%top 0.1% 
Stars along the bottom, and repos in each band on a log scale
Quick stats
- Next rank
- +1 star to reach #85,610
- Next milestone
- +5 stars to reach the top 10%
- Popular
- One of 490,650 repos with 100+ stars
- Yearly average
- 98 stars a year since Feb 2019