open-sdr/
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
by open-sdr Verilog AGPL-3.0 licence 314 forks Created Dec 2019 View on GitHub
- Stars
- 920
- 16% of open-sdr's stars
- Rank
- #71,826
- of 851,984 repos, top 9%
Among 851,984 repos
630–1k stars: 35,599 repos, including openwifi-hw
top 50%top 10%top 1%top 0.1% 
Stars along the bottom, and repos in each band on a log scale
Quick stats
- Next rank
- +1 star to reach #71,748
- Next milestone
- +6,298 stars to reach the top 1%
- Popular
- One of 490,650 repos with 100+ stars
- Yearly average
- 133 stars a year since Dec 2019