ZFTurbo/ Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA
Verilog Generator of Neural Net Digit Detector for FPGA
by Roman Solovyev Verilog Apache-2.0 licence 91 forks Created Mar 2018 View on GitHub
- Stars
- 314
- 4% of ZFTurbo's stars
- Rank
- #189,691
- of 851,990 repos, top 23%
Among 851,990 repos
250–400 stars: 77,396 repos, including Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA
top 50%top 10%top 1%top 0.1%
Stars along the bottom, and repos in each band on a log scale
Quick stats
- Next rank
- +1 star to reach #189,174
- Next milestone
- +42 stars to reach the top 20%
- Popular
- One of 490,648 repos with 100+ stars
- Yearly average
- 36 stars a year since Mar 2018